




Working of SCR.



(1) Low biasing - $I_G = 0$, forward blocking state, both tr. in Off state. Only I_{CO} (leakage current).



(2) High biasing - When V_{AK} is low, $I_G = 0$, but as soon $I_G \neq 0$ i.e. it is made to flow into P_2 which is equivalent to supply holes into base P_2 of transistor Q_2 which makes J_2 forward biased. This causes supply of electrons from n_2 to P_2 , further from J_2 to n_1 of Q_1 , etc. This arrival of e^- initiates the injection of holes from P_1 to n_1 . This causes both transistors to come into ON state and whole pnpn device is in forward conducting state. This gate triggering of device or device is said to be fixed. $I_G = mA$ and $I_A \approx 10^7 A$.

When I_{G1} is made zero, SCR still conducts heavily, also voltage drop across anode to cathode is so small. The condition of SCR to remain in ON stage even when I_{G1} is made zero is latching.




DIAC (Diode AC switch). (birectional semiconductor device which has on and off state for positive and negative anode voltages. used for triggering triacs. Two constructions :- (i) ac trigger diode (ii) birectional pnpn diode switch.

ac trigger diode \rightarrow similar to BJT except the doping conc. is same & no contact for base. It is two terminal device. It is actually pnpn shockley diodes connected in antiparallel to each other.




Symbol of DIAC


referred to as triac without without gate terminals.



* This can be turned on when by both half cycles of ac voltage but if this applied voltage is more than



forward breakover voltage. Below this, only small leakage current flows due to drift of holes and is at depletion layer. Diac remains in blocking state.



applied voltage $>$ breakover voltage, in conducting state, voltage drop decreases, symmetrical in first and third quadrant for positive half cycle & negative half cycle of ac resp. It has larger negative resistance and smaller forward drop. Breakover voltage range 30-40 V & time ranges (turn on) b/w 50 ns to 500 ns.





UJT (Uni - Junction Transistor)

* Lightly doped n-type silicon bar, heavily doped p-type region formed by diffusion of accepted type impurities on p-type material is alloyed.

E is close to B_2 .

* Arrow shows that forward biased current goes from p-type to n-type region.


Also, we can have n-type emitter and p-type bar.



Symbol of UJT.

R_{B1} is variable as it depends upon V_D , bias voltage or emitter current I_E .

Two states \rightarrow Off state with high impedance & ON state with low impedance.



The resistance b/w B_1 & B_2 is called

* interbase resistance. $R_{BB} = R_{B1} + R_{B2}$

no voltage, can measured by ohmmeter. R_{BB} lies b/w

4000 Ω to 10000 Ω . R_{B1} is 60% of R_{BB} .

① When E is open :- V_{BB} divide across R_{B1} & R_{B2} , a fraction of this appears across R_{B1} , written as ηV_{BB} .

$$\eta V_{BB} = \frac{R_{B1}}{R_{B1} + R_{B2}} \times V_{BB}$$

$$= \frac{R_{B1}}{R_{BB}} \times V_{BB} \Rightarrow$$

$$\boxed{\eta = \frac{R_{B1}}{R_{BB}}}$$

η is known as *intrinsic staff off ratio. value lies b/w 0.51 to 0.82.

② $V_B < \eta V_{BB}$:- then emitter junction becomes reverse biased & only small reverse current I_{E0} flows through it.

③ $V_B > \eta V_{BB}$:- Keeping V_{BB} fixed, we go ^{on} increasing V_E ~~so~~ so that it exceeds ηV_{BB} , the emitter junction become forward biased, p-type start injecting holes to n-type, decrease in resistance

b/w E & B, i.e. conductivity increases. Then voltage drop across R_B , reduced & thus ~~emitter~~ junction heavily forward biased, increased current, more charge carriers, reduction of resistance of R_B region.

This is called *regenerative process. The process with which resistance varies is called *Conductivity modulation. There is *negative resistance effect. To make it off, V_E is made zero or input is open-circuited.

(4) $V_E = \eta V_{BB}$: - then I_{E0} becomes zero, the junction is neither forward nor reverse bias.

(5) Peak voltage: - ηV_{BB} is reverse biased, the other factor that adds to this reverse bias is V_D (barrier potential) so total reverse bias voltage is $\eta V_{BB} + V_D$ then. for silicon $V_D = 0.7V$

$$V_P (\text{peak voltage}) = \eta V_{BB} + V_D. \quad [V_D \approx 5V]$$


When V_E exceeds this value, I_E starts flowing through R_B , b/w emitter & base 1. This is minimum current that would trigger UJT. Also $I_P \propto \frac{1}{V_{BB}}$.

when UJT is forward biased, I_B current also increases and an external limiting resistance R_2 is connected in series to $tr.$ ^{with} B_2 .

For $V_{BB} = 0$,
 V_E results in I_E .
 There is leakage



current I_{E0} from B_2 to E .
 When $V_E \approx 7V$, the current
 reduces to 0 & further
 increase in V_E , the I_E reaches
 to peak point value
 V_p shown for 25V.

UJT is said to be operating
 in cut off region till the V_p is reached,
 corresponding to peak current I_p .



VI characteristics of UJT ↑

TRIAC (Triode AC switch)




Symbol for
 triac.

As we increase gate current,
 the breakdown voltage ~~increases~~
 decreases.

After V_p, R_B , decreases due to ~~increase~~ ~~in~~ ~~the~~ ~~injection~~ of charge carriers from emitter ~~to base~~, so a sudden increase in I_E is seen with decrease in V_E and device enter into negative resistance region. Conductivity modulation, unstable region. Here R_B falls to a saturation resistance value R_S & this region lasts until valley voltage V_V is reached (I_V valley current).

$$V_E = V_D + I_E R_S$$

When in conduction state, there is large current flow which can be controlled by employing external resistances, otherwise device can destroy.



Different states :-

- (i.) Forward blocking state - $MT_2 \rightarrow +ve$ w.r.t MT_1 , but V is less than V_{BR} & gate is open (in forward).
- (ii.) Reverse Blocking When $MT_2 -ve$ w.r.t MT_1 , but $V \nabla$ than V_{BR} & gate is open (in reverse).

(iii) Conduction State:- (on state) if $V > V_{BR}$
gate open \rightarrow conduction.

Date _____

Page _____